Ti/Cu bilayer electrodes for SiN x -passivated Hf-In-Zn-O thin film transistors: Device performance and contact resistance
Oxide semiconductors such as ZnO, GaInZnO ͑GIZO͒, or HfInZnO ͑HIZO͒ are currently attracting much attention owing to their high potential for application as thin film transistors ͑TFTs͒.
1-4 Their high field effect mobility ͑Ͼ5 cm 2 / V s͒ makes oxide-based TFTs promising switching elements for large area, high resolution active matrix liquid crystal display ͑AMLCD͒ products. In a previous article, we reported that in HIZO TFTs using Mo electrodes, SiN x passivation is more advantageous in terms of mass production because via holes can be etched faster in SiN x than in SiO x . 5 However, the SiN x -passivated devices exhibited poorer switching characteristics such as inferior subthreshold swing or negative threshold voltage ͑V T ͒, despite a high field effect mobility resulting from the incorporation of hydrogen into the underlying HIZO bulk. Although Mo is a widely used interconnect material in AMLCD panels, electrode materials with a low resistivity such as copper ͑Cu͒ must be used for fast frame rates ͑Ͼ240 Hz͒ and large area ͑Ͼ70 in.͒ displays so as to minimize the signal delay over large distances. In addition, since Cu does not adhere well to oxides, an adhesion layer-for instance titanium ͑Ti͒-is usually grown prior to the deposition of Cu. 6, 7 In the present work, the characteristics of SiN x -passivated HIZO TFTs that employ two different source/drain electrodes, Mo and Ti/Cu bilayer, are compared.
The devices were fabricated by sputter depositing a 200 nm thick Mo gate, and subsequently growing a dielectric stack of a 400 nm thick SiN x and a 50 nm thick SiO x by plasma enhanced chemical vapor deposition ͑PECVD͒. A 40 nm thick active HIZO layer was formed by direct current sputtering. A 100 nm thick SiO x etch stopper layer was then deposited by PECVD. For one type of device ͑called "Mo device" hereafter͒, a 200 nm thick Mo was sputtered to form the source-drain electrodes. For the other type of device ͑called "Ti/Cu device" hereafter͒, a 20 nm thick Ti layer was sputtered, followed by the sputter growth of a 300 nm thick Cu layer. A 100 nm thick SiN x passivation was deposited by PECVD on top of the TFT stack. All patterning was done by photolithography and appropriate use of wet or dry etching. The above transistors were then annealed in air for 1 h at 300°C. Devices with physical channel width/ length =25/ 10 m were characterized using a Keithley 4200-SCS parameter analyzer, and the threshold voltage ͑V T ͒, subthreshold swing ͑S͒ and saturation field effect mobility ͑ FE ͒ were extracted in compliance with the gradual channel approximation. Figure 1 shows a cross-sectional diagram of the inverted-staggered bottom gate TFT and the measurement schemes.
The parameters extracted from the transfer characteristics measurements are listed in Table I . While the mobility is higher for the Mo device, the Ti/Cu device exhibits improved S and V T values. The transfer curves for both types of devices are shown in Fig. 2 . The two devices differ only in the electrode material, which leads us to suspect that the contact between the electrodes and the active layer probably played a a͒ Electronic mail: sangyoon.lee@samsung.com. major role in producing such disparate transfer characteristics. We employed the well known transfer length method to extract the contact resistance. 8 The TFT on-resistance ͑R on ͒ may be defined as the sum of the channel resistance ͑R ch ͒ and the source-drain contact resistance ͑R sd ͒ by the following equation:
where L is the physical channel length, and the effective length is defined by L eff = L − ⌬L. Here, ⌬L is an apparent channel length reduction that can be seen in a resistance versus L graph measured at various gate voltages, as shown in Fig. 3 . The effective mobility, eff , is the field effect mobility value that is obtained by replacing L with L eff , and C ox is the gate dielectric capacitance per unit area. Devices with different physical lengths ͑L͒ were selected and the widthnormalized total resistance ͑R on W͒ values were computed from the corresponding transfer curves at different gate voltages. Figure 3 is a set of such plots for the Mo and Ti/Cu devices.
In compliance with Eq. ͑1͒, the width-normalized contact resistance ͑R sd W͒ for the Mo device is 52 ⍀ cm, and that for the Ti/Cu device is higher ͑89 ⍀ cm͒. It is worthwhile considering the different effective channel length reduction ͑⌬L͒ in the two types of TFTs. ⌬L for the Mo device is approximately 7.5 m, whereas it is only about 3 m in the TiCu device. The physical channel length ͑L͒ is the shortest distance between the source and drain electrodes in contact with the HIZO, and is equal to the etch stopper length in Fig. 1 . Yet, because there is a region of the HIZO layer over which the source-drain and the gate electrodes overlap ͑indi-cated by L OV on the source side in Fig. 1͒ , the injection of charge carriers into the semiconductor occurs over an extended distance from the etch stopper edge. 9 The present devices were designed to have a L OV of 4 m on both source and drain contact regions. Such a phenomenon results in increased current levels in the operating transistor, and makes it appear as if the physical channel length were reduced, since it is generally assumed that charge transfer occurs only at the edge of the etch stopper when computing the transfer parameters. In the present work, both Mo and Ti/Cu devices exhibit a reduction in effective channel length, however, the reduction is greater for the Mo device. At this point, we suggest that a possible difference in the effectiveness of charge injection at the two source/drain contacts might be the major factor that results in the disparate ⌬L values.
The electrode/HIZO interfaces were also examined by cross-sectional transmission electron microscopy ͑TEM͒ as shown in Fig. 4 . The electron micrograph discloses no interfacial layer between Mo and HIZO. However, the interface between the Ti adhesion layer and the underlying HIZO shows the presence of an amorphous TiO x layer, approximately 15 nm thick ͑Fig. 4͒. Secondary ion mass spectroscopy and x-ray photoelectron spectroscopy analyses on HIZO/Ti film stacks indicate that the Ti layer mainly consumed oxygen from the underlying HIZO to produce the TiO x layer ͑data not shown here͒. The formation energy of titanium oxide ͑Ϫ968 kJ/mol͒ is lower than that of indium oxide ͑Ϫ909 kJ/mol͒ and zinc oxide ͑Ϫ581 kJ/mol͒, but higher than that of hafnium oxide ͑Ϫ1,088 kJ/mol͒. 10 It may thus be anticipated that the titanium layer would preferentially consume oxygen from zinc oxide and indium oxide. In the above analytical experiments, metallic indium is found to diffuse across the TiO x film and segregate on the opposite side of the HIZO, leaving a region rich in hafnium and zinc in the semiconductor.
Shown in the insets in Fig. 2 are simplified schematic energy band diagrams that illustrate the difference between the Mo/HIZO and the Ti/HIZO contact. Titanium oxide is a material that is in general known to be an excellent insulator ͑often used as gate dielectric material͒, or a semiconductor that exhibits very low field effect mobility ͑Ͻ1 cm 2 / V s͒ when incorporated into TFTs. [11] [12] [13] [14] Thus, while direct charge injection from the Mo into HIZO is possible, the carriers have to tunnel through the TiO x energy barrier in case of the Ti/Cu device. Consequently, charge injection from the source into the HIZO semiconductor is more limited in the latter, which may account for the higher contact resistance and smaller ⌬L. As the gate voltage is swept from negative to positive values, the presence of such an insulating barrier would delay the threshold point until a sufficiently positive gate voltage is reached, and hence the Ti/Cu device operates in enhancement mode despite the SiN x passivation that renders the HIZO very conductive. AMLCD panels of the latest generation necessitate switching elements with a steep subthreshold swing and field effect mobility higher than 5 cm 2 / V s. Also, in order to integrate oxide semiconductors as peripheral circuit elements, the gate voltage that produces a drain current of 1 nA ͑V 1 nA ͒ needs to remain within 0.0Ϯ 1.0 V. Accordingly the Ti/Cu device is more favorable than the Mo device.
In summary, the electrical characteristics of SiN x -passivated bottom gate HIZO TFTs using Mo and Ti/Cu bilayer electrodes were investigated. The Mo device exhibits higher field effect mobility but poor subthreshold swing, and operates in depletion mode. On the other hand, the TFT employing Ti/Cu bilayer electrodes presents improved subthreshold swing and enhancement mode operation, while preserving sufficiently high field effect mobility. It is suggested that the formation of an insulating TiO x layer at the Ti/HIZO interface may be the key parameter that increases the electrode/HIZO contact resistance and results in improved device performance.
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